Analog Ic Analysis And Design (Module From Master Of Science In Ic Design Engineering) - The Hong Kong University Of Science And Technology
課程名稱: |
Analog Ic Analysis And Design (Module From Master Of Science In Ic Design Engineering) - The Hong Kong University Of Science And Technology |
---|---|
院校名稱: |
香港科技大學 |
課程編號: |
36Z136874 |
範疇: |
工程及科技 |
上課模式: |
39 contact hours (face-to-face delivery); FT/PT |
為期: |
13 weeks |
學費: |
17,885.00 |
入學要求: |
(I) General Admission Requirements Of The University: Applicants Seeking Admission To A Master'S Degree Program Should Have Obtained A Bachelor’S Degree From A Recognized Institution, Or An Approved Equivalent Qualification. (Ii) English Language Admission Requirements: Applicants Have To Fulfill English Language Requirements With One Of The Following Proficiency Attainments: (I) Toefl-Ibt: 80 (Ii) Toefl-Pbt: 550 (Iii) Toefl-Revised Paper-Delivered Test: 60 (Total Scores For Reading, Listening And Writing Sections) (Iv) Ielts (Academic Module): Overall Score: 6.5 And All Sub-Score: 5.5 [Applicants Are Not Required To Present Toefl Or Ielts Score If Their First Language Is English, Or They Obtained The Bachelor'S Degree (Or Equivalent) From An Institution Where The Medium Of Instruction Was English.] (Iii) Program-Specific Admission Requirements: A Bachelor'S Degree With Second Class Honors In Electronic Engineering, Engineering Science Or Physical Sciences. |
課程大綱: |
(1) 1St Lecture - Motivation, Analog Ic Design Methodology And Tradeoffs, Ic Design Flow (2) 2Nd Lecture - Device Modeling, Diode Model And Cmos Technology, Cmos Spice Models (3) 3Rd Lecture - Bjt Spice Models, Amplifier Specifications (4) 4Th Lecture - Input And Output Ranges, Voltage Gain, Linearity And Small Signal Model (5) 5Th Lecture - Single Transistor Amplifier, Differential Pair, Generic 2-Stage Op Amp (6) 6Th Lecture - Equivalent Transconductance And Short-Cut, Current Mirrors And Systematic Offset Voltage (7) 7Th Lecture - Frequency Response And Bode Plot, Frequency Response Of Single-Stage Amplifiers (8) 8Th Lecture - Frequency Response Of Multi-Stage Amplifiers, Feedback Fundamentals (9) 9Th Lecture - Feedback Topologies With Ideal Component (10) 10Th Lecture - Loading Effects And Feedback Analysis With Non-Ideal Component. Loop Gain And Stability (11) 11Th Lecture - Compensation Of 2-Stage Amplifier, Pole-Splitting Compensation Technique (12) 12Th Lecture - Transient Response, Slew Rate Limitation And Enhancement Circuits (13) 13Th Lecture - Analog Building Blocks: Supply-Independent Current Source, Startup Circuit, Rail-To-Rail Amplifier [Each Course Is Composed Of 39 Face-To-Face Contact Hours (3-Hour Per Week).] |
資歷名冊登記號碼: |
09/002697/6 |
資歷架構級別: |
6 |